1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/*
* SPDX-License-Identifier: BSD-2-Clause
*
* Copyright (c) 2020 Western Digital Corporation or its affiliates.
*/
#include <sbi/sbi_platform.h>
#include <sbi_utils/sys/clint.h>
#include <sbi_utils/sys/htif.h>
/* clang-format off */
#define SPIKE_HART_COUNT 8
#define SPIKE_CLINT_ADDR 0x2000000
/* clang-format on */
static int spike_final_init(bool cold_boot)
{
return 0;
}
static int spike_console_init(void)
{
return 0;
}
static int spike_irqchip_init(bool cold_boot)
{
return 0;
}
static int spike_ipi_init(bool cold_boot)
{
int ret;
if (cold_boot) {
ret = clint_cold_ipi_init(SPIKE_CLINT_ADDR,
SPIKE_HART_COUNT);
if (ret)
return ret;
}
return clint_warm_ipi_init();
}
static int spike_timer_init(bool cold_boot)
{
int rc;
if (cold_boot) {
rc = clint_cold_timer_init(SPIKE_CLINT_ADDR,
SPIKE_HART_COUNT, TRUE);
if (rc)
return rc;
}
return clint_warm_timer_init();
}
const struct sbi_platform_operations platform_ops = {
.final_init = spike_final_init,
.console_putc = htif_putc,
.console_getc = htif_getc,
.console_init = spike_console_init,
.irqchip_init = spike_irqchip_init,
.ipi_send = clint_ipi_send,
.ipi_clear = clint_ipi_clear,
.ipi_init = spike_ipi_init,
.timer_value = clint_timer_value,
.timer_event_stop = clint_timer_event_stop,
.timer_event_start = clint_timer_event_start,
.timer_init = spike_timer_init,
.system_reset = htif_system_reset
};
const struct sbi_platform platform = {
.opensbi_version = OPENSBI_VERSION,
.platform_version = SBI_PLATFORM_VERSION(0x0, 0x01),
.name = "Spike",
.features = SBI_PLATFORM_DEFAULT_FEATURES,
.hart_count = SPIKE_HART_COUNT,
.hart_stack_size = SBI_PLATFORM_DEFAULT_HART_STACK_SIZE,
.platform_ops_addr = (unsigned long)&platform_ops
};
|
