From 59688948421deea18993836152af66765bdc76f6 Mon Sep 17 00:00:00 2001
From: Atish Patra <atish.patra@wdc.com>
Date: Mon, 23 Mar 2020 12:48:54 -0700
Subject: platform: Move ariane standalone fpga project to its own project

Signed-off-by: Atish Patra <atish.patra@wdc.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
---
 docs/platform/ariane-fpga.md | 38 --------------------------------------
 docs/platform/fpga-ariane.md | 38 ++++++++++++++++++++++++++++++++++++++
 docs/platform/platform.md    |  2 +-
 3 files changed, 39 insertions(+), 39 deletions(-)
 delete mode 100644 docs/platform/ariane-fpga.md
 create mode 100644 docs/platform/fpga-ariane.md

(limited to 'docs/platform')

diff --git a/docs/platform/ariane-fpga.md b/docs/platform/ariane-fpga.md
deleted file mode 100644
index 98cbc87..0000000
--- a/docs/platform/ariane-fpga.md
+++ /dev/null
@@ -1,38 +0,0 @@
-Ariane FPGA SoC Platform
-========================
-Ariane is a 6-stage, single issue, in-order CPU which implements the 64-bit
-RISC-V instruction set. The Ariane FPGA development platform is based on FPGA
-SoC (which currently supports only Genesys 2 board) and is capable of running
-Linux.
-
-The FPGA SoC currently contains the following peripherals:
-- DDR3 memory controller
-- SPI controller to conncet to an SDCard
-- Ethernet controller
-- JTAG port (see debugging section below)
-- Bootrom containing zero stage bootloader and device tree.
-
-To build platform specific library and firmwares, provide the
-*PLATFORM=ariane-fpga* parameter to the top level `make` command.
-
-Platform Options
-----------------
-
-The *Ariane FPGA* platform does not have any platform-specific options.
-
-Building Ariane FPGA Platform
------------------------------
-
-**Linux Kernel Payload**
-
-```
-make PLATFORM=ariane-fpga FW_PAYLOAD_PATH=<linux_build_directory>/arch/riscv/boot/Image
-```
-
-Booting Ariane FPGA Platform
-----------------------------
-
-**Linux Kernel Payload**
-
-As Linux kernel image is embedded in the OpenSBI firmware binary, Ariane will
-directly boot into Linux directly after powered on.
diff --git a/docs/platform/fpga-ariane.md b/docs/platform/fpga-ariane.md
new file mode 100644
index 0000000..f95001f
--- /dev/null
+++ b/docs/platform/fpga-ariane.md
@@ -0,0 +1,38 @@
+Ariane FPGA SoC Platform
+========================
+Ariane is a 6-stage, single issue, in-order CPU which implements the 64-bit
+RISC-V instruction set. The Ariane FPGA development platform is based on FPGA
+SoC (which currently supports only Genesys 2 board) and is capable of running
+Linux.
+
+The FPGA SoC currently contains the following peripherals:
+- DDR3 memory controller
+- SPI controller to conncet to an SDCard
+- Ethernet controller
+- JTAG port (see debugging section below)
+- Bootrom containing zero stage bootloader and device tree.
+
+To build platform specific library and firmwares, provide the
+*PLATFORM=fpga/ariane* parameter to the top level `make` command.
+
+Platform Options
+----------------
+
+The *Ariane FPGA* platform does not have any platform-specific options.
+
+Building Ariane FPGA Platform
+-----------------------------
+
+**Linux Kernel Payload**
+
+```
+make PLATFORM=fpga/ariane FW_PAYLOAD_PATH=<linux_build_directory>/arch/riscv/boot/Image
+```
+
+Booting Ariane FPGA Platform
+----------------------------
+
+**Linux Kernel Payload**
+
+As Linux kernel image is embedded in the OpenSBI firmware binary, Ariane will
+directly boot into Linux directly after powered on.
diff --git a/docs/platform/platform.md b/docs/platform/platform.md
index 2efa8b3..d34ce7a 100644
--- a/docs/platform/platform.md
+++ b/docs/platform/platform.md
@@ -33,7 +33,7 @@ facilitate the implementation.
 
 [qemu_virt.md]: qemu_virt.md
 [sifive_fu540.md]: sifive_fu540.md
-[ariane-fpga.md]: ariane-fpga.md
+[fpga-ariane.md]: fpga-ariane.md
 [andes_ae350.md]: andes-ae350.md
 [thead-c910.md]: thead-c910.md
 [spike.md]: spike.md
-- 
cgit v1.2.3